Skip to main content

MULTICORE DAY 31 AUGUSTI

Evenemang

31
AUG
Kista SCience Tower, Kista
-

Välkommen till en dag helt ägnad åt fenomenet multi-core! Ingen kan ha missat att nya processorer idag oftast är av denna typ. Men vad är egentligen multi-core och varför går man över till den teknologin? Hur ska vi möta utmaningen att alla program behöver bli parallella?

Tid: 31 augusti 2007, kl 9.00 - 16.30
Plats: Kista Science Tower, Kista

Dagen arrangeras av SICS i samarbete med Uppsala Universitet och Chalmers Tekniska Högskola.

Kostnadsfritt, men vänligen anmäl dig på: http://www.sics.se/multicore/register.html

PROGRAM

9.00 Registrering och kaffe
9.30 Multicore: a Promise or a Threat?, Prof. Erik Hagersten (Uppsala universitet)
10.00 A High Performance Multithreaded Multicore Processor with Transactional Memory, Dr. Marc Tremblay (CTO Sun Microelectronics)
11.00 Parallel Programming: can we PLEASE do it right this time?, Dr. Tim Mattson (Parallel computing evangelist, Intel)

12.00 Lunchpaus (lunch ingår inte)

COBEGIN (tre parallella spår)

---- Spår 1: Validation and Testing ----
13.00 Debugging Multicore Software Issues using Virtual Hardware, Jacob Engblom (Virtutech)
13.30 Finding the Multicore Bottlenecks, Erik Hagersten (CEO Acumem AB)
14.00 Quick Check, Prof. John Hughes (Chalmers)

---- Spår 2: Platforms and Applications ----
13.00 Introduction to Open MP, Dr. Tim Mattson (Intel)
13.30 TBA
14.00 Exploiting Multicore at Ericsson, Ulf Wiger (Ericsson)

---- Spår 3: Future Technologies ----
13.00 Lock free algorithms, Dr. Philipas Tsigas (Chalmers)
13.30 Reducing Squash Penalties in Transactional Memory Protocols, Prof. Per Stenström (Chalmers)
14.00 Dependency profiling with Embla, Dr. Karl-Filip Faxen (SICS)

COEND

14.30 Kaffe

15.00 The X10 Programming Language, Prof. Vijay Saraswat (IBM)
15.45 Avslutande panel
16.30 Slut

Konferensen kommer att hållas på engelska.

Introduction
============

In a multicore system, each processor chip contains several processors, referred to as cores. From a hardware perspective, this is the most appealing strategy for offering higher computer performance based on today’s chip technology. However, what is the software perspective?

Some people refer to multicore as the biggest revolution in computing since object-oriented programming. It will require rethinking of the way we structure and program our systems. Today, there are more questions than answers from a software perspective:

Will my existing algorithms run well on multicore?
How do I use existing languages to utilize the power of multicore?
What are the pros and cons of new languages?
How do I test and validate a parallel program?
Any new implications on real-time properties?

Answering these questions will open the door to utilizing multicore technology. The award is high: multicore systems can offer substantially higher performance at much lower power consumption than the old single-core strategy. Judging from trends in the U.S. computer industry, all major players seem to be in a violent agreement. Like it or not: the future is multicore.

Attend Multicore Day and get first-hand information about hardware and software thinking directly from key players in the U.S. computer industry. They will cover topics such as multicore hardware, using existing languages for multicore and the proposal of new programming languages for multicore. Three parallel sessions of technology from Swedish companies and researchers will give depth to some of the key aspects of going multicore.

Short biographies of invited speakers
=====================================

Dr. Marc Tremblay
Fellow, Senior Vice President and CTO of Microelectronics, Sun Microsystems Inc.

Marc Tremblay is currently CTO for Sun's Microelectronics business unit where he sets the direction for Sun's processor roadmap and related technology. His mission is to move Sun's entire product line to the Throughput Computing paradigm, incorporating techniques he has helped develop, including chip multiprocessing, chip multithreading, speculative multithreading, assist threading and transactional memory.

----------------

Dr. Tim Mattson
Parallel Computing Evangelist
Intel Corporation

Dr. Mattson is interested in doing whatever it takes to “make sequential software rare”. His wide ranging research agenda over the years has focused on parallel applications, parallel programming environments, and a careful analysis on the cognitive psychology of the programming process.

Currently, Dr. Mattson is conducting research on abstractions that bridge across parallel system design, parallel programming environments, and application software. This work builds on his recent book on Design Patterns in Parallel Programming (written with Professors Beverly Sanders and Berna Massingill and published by Addison Wesley). The
patterns provide the "human angle" and help keep his research focused on technologies that help general programmers solve real problems.

----------------

Prof. Vijay Saraswat
Research Staff Member, IBM TJ Watson Research Lab
Adjunct Professor, Penn State University

Vijay Saraswat joined IBM Research in Sep 2003, after a year as a Professor at Penn State, a couple of years at startups and 13 years at Xerox PARC and AT&T Research. His main interests are in programming languages, constraints, logic and concurrency. At IBM, he leads the work on the design of X10, a modern object-oriented programming language intended for scalable concurrent computing. Over the last twenty years he has lectured at most major universities and research labs in USA and Europe.

Abstracts of talks
==================

Multicore: a Promise or a Threat?
Erik Hagersten, professor, Uppsala University

This talk gives a background to the multicore revolution and gives reasons for why it is happening right now. It identifies some of the challenges and possibilities with this new technology and raises questions to bear in mind when outlining the multicore strategy for a company.

-------------

A High Performance Multithreaded Multicore Processor with Transactional Memory,
Dr. Marc Tremblay (CTO Sun Microelectronics)

-------------

Parallel Programming: can we PLEASE do it right this time?
Dr. Tim Mattson, Parallel Computing Evangelist, Intel Corporation

The computer industry has a problem. In the near future, our products will have multiple CPU cores per chip. When placed in SMP systems, clusters, and large scale grids, parallel systems will be ubiquitous. And if something isn't done soon to convert the key application software into a form that can exploit parallelism, these great parallel systems will only be marginally useful.

Where will this parallel software come from? With few exceptions, only graduate slaves and other strange "HPC people" are willing to write parallel software. Professional software engineers almost never write parallel software.

In this talk, I look back at the history of parallel computing and develop a set of rules we must follow if we want to attract programmers to parallel computing. People have been writing parallel programs for over 20 years. Just about every stupid mistake we could make, someone has already made. So rather than rediscover these mistakes on our own, lets learn from the past and "do it right this time".

-------------

Debugging Multicore Software Issues using Virtual Hardware
Dr. Jacob Engblom, Business Development Manager, Virtutech

Debugging software running on multicore and multiprocessor systems is a difficult problem. Errors are difficult to provoke, recreate, analyze and resolve because multiprocessing systems are inherently non-deterministic.

By using a virtual model of a multicore system instead of physical hardware, determinism can be reintroduced. The virtual model provides perfect control over and insight into the target system, and makes it possible to reliable reproduce problems. Virtual models also allow replay and reversed execution to enhance debug productivity.

-------------

Quick Check
Prof. John Hughes, Chalmers

QuickCheck is a tool for testing programs automatically (initially developed for Haskell, there are now also versions for Erlang, Scheme, Common Lisp and Python). The programmer provides a specification of the program, in the form of properties which subprograms should satisfy, and QuickCheck then tests that the properties hold in a large number of randomly generated cases. Specifications are expressed in the same language as the program, using the QuickCheck library. QuickCheck provides support for to defining properties, observing the distribution of test data, and defining test data generators.

-------------

Finding the Multicore Bottlenecks
Erik Hagersten, CEO, Acumem AB

Most applications waste substantial performance in the memory system. This problem is expected to increase for multicore systems. Furthermore, the complicated thread interaction of multicore applications is expected to further add to the unnecessary overhead. Unfortunately, such problems are hard to spot and requires performance experts to analyze and fix.

The Acumem technology automatically identifies such wasteful memory behaviour. About 20 different types of performance issues are identified and fixes suggested at a level of detail allowing a novice programmer to perform performance optimization requiring extreme performance experts today, creating the Virtual Performance Expert.

-------------

Introduction to OpenMP
Dr. Tim Mattson, Parallel Computing Evangelist, Intel Corporation

OpenMP is a vendor independent standard for expressing shared memory parallel computation in conventional languages. There is a set of constructs for specifying parallel code, including loops, and how to share data among the parallel activities. Currently, there are bindings for Fortran, C and C++.

-------------

Exploiting Multicore at Ericsson
Ulf Wiger, Ericsson

Like all others, Ericsson must adapt to the multicore trend. The potential is great, since telecom applications have a high degree of natural concurrency. Even so, each product family's approach to concurrency dictates the challenges faced. This talk describes some of these challenges, and gives examples of how they can be addressed. It also describes some notable successes.

-------------

Lock free algorithms
Dr. Philipas Tsigas, Chalmers

Lock free algorithms is a research area that has been very active in recent years. The idea is to avoid locks in communication between threads instead using the atomic instructions available in most current architectures. In this way, parallelism is improved and waiting for locks is avoided with its attendant deadlock risk.

-------------

Reducing Squash Penalties in Transactional Memory Protocols
Prof. Per Stenström, Chalmers

Transactional memory promises to reduce the programming efforts for multi-core computers by avoiding serialization introduced by lock-based synchronization methodologies. Unfortunately, current proposals suffer from serious execution time losses when transactions conflict, especially in TM protocols using lazy conflict resolution. We present extensions to such protocols that reduce the penalties when squashing transactions and also address the starvation problem.

-------------

Dependency profiling with Embla
Dr. Karl-Filip Faxen, SICS

Embla is a tool (under development at SICS) for helping programmers identify independent program parts that can be executed in parallel, thus easing the burden of porting legacy software to multi core processors. Embla records dependencies while the program is running and is independent of the source language(s) the program is written in.

-------------

The X10 programming language
Prof. Vijay Saraswat, Penn State University & IBM

X10 is a programming language for multi(core) processors and clusters. X10 is built on Java and is being developed at IBM under the direction of Prof. Vijay Saraswat. The language has an explicit concept of place to control the data distribution in a distributed system.

Vid frågor kontakta gärna Karl-Filip Faxén, kff@sics.se, 633 16 10.